



VLSI DESIGN

UNIT I : INTRODUCTION TO
MOS TRANSISTOR



INTRODUCTION TO MOS TRANSISTOR

- MOS Transistor, Long-Channel I-V Characteristics, C-V Characteristics, Non ideal I-V Effects,
- CMOS logic, Inverter, DC Transfer characteristics
- Pass Transistor, Transmission gate,
- Layout Design Rules, Gate Layouts, Stick Diagrams,
- RC Delay Model, Elmore Delay, Linear Delay Model, Logical effort, Parasitic Delay, Delay in Logic Gate, Scaling.

transistor

- A transistor is a device that presents a
 - high input resistance to the signal source, drawing little input power, and
 - a low resistance to the output circuit, capable of supplying a large current to drive the circuit load.




field-effect transistor or FET

field-effect transistor or FET refers to

- the gate turns the transistor (inversion layer) on and off with an electric field through the oxide.


Metal Oxide Semiconductor FET

- two PN junctions
- four terminal device – Source, Gate, Drain, substrate/body
- majority-carrier device




N-channel MOSFET

Enhancement MOSFET
channel construction




P-channel MOSFET




Enhancement MO
channel constru

N-channel MOSFET


- Enhancement Type – the transistor requires a Gate-Source voltage, (V_{GS}) to switch the device “ON”. The enhancement mode MOSFET is equivalent to a “Normally Open” switch.




Enhancement Type
(normally-off)



- Depletion Type – the transistor requires the Gate-Source voltage, (V_{GS}) to switch the device “OFF”. The depletion mode MOSFET is equivalent to a “Normally Closed” switch.




N Channel Enhancement MOSFET



Operating modes

Accumulation, Depletion, Inversion




Terminal Voltages

- Mode of operation depends on V_g , V_d , V_s


- $V_{gs} = V_g - V_s$

- $V_{gd} = V_g - V_d$

- $V_{ds} = V_d - V_s = V_{gs} - V_{gd}$




- Source and drain are symmetric diffusion terminals
- By convention, source is terminal at lower voltage
- Hence $V_{ds} \geq 0$

- 
- nMOS body is grounded. First assume source is 0 too.
 - Three regions of operation
 - *Cutoff*
 - *Linear*
 - *Saturation*

nMOS Cutoff



- No channel

- $I_{ds} = 0$




nMOS Linear

- Channel forms
- e^- from s to d
- Current flows from d to s
- I_{ds} increases with V_{ds}
- Similar to linear resistor



nMOS Saturation

- Channel pinches off
- I_{ds} independent of V_{ds}
- We say current saturates
- Similar to current source




I-V Characteristics


- In Linear region, I_{ds} depends on
 - How much charge is in the channel?
 - How fast is the charge moving?

Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
- Gate – oxide – channel
- $Q_{\text{channel}} =$




SiO₂ gate oxide
(good insulator, $\epsilon_{\text{ox}} = 3.9$)




Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
- Gate – oxide – channel
- $Q_{\text{channel}} = CV$
- $C =$



SiO_2 gate oxide
(good insulator, $\epsilon_{\text{ox}} = 3.9$)




3: CMOS Transistor Theory


Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate – oxide – channel
- $Q_{\text{channel}} = CV$
- $C = C_g = \epsilon_{\text{ox}} WL / t_{\text{ox}} = C_{\text{ox}} WL$
- $V =$

$$C_{\text{ox}} = \epsilon_{\text{ox}} / t_{\text{ox}}$$





SiO₂ gate oxide
(good insulator, $\epsilon_{\text{ox}} = 3.9$)



Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate – oxide – channel
- $Q_{\text{channel}} = CV$
- $C = C_g = \epsilon_{\text{ox}} WL / t_{\text{ox}} = C_{\text{ox}} WL$
- $V = V_{\text{gc}} - V_{\text{t}} = (V_{\text{gs}} - V_{\text{ds}}/2) - V_{\text{t}}$
- $Q = C_{\text{ox}} WL * (V_{\text{gs}} - V_{\text{ds}}/2) - V_{\text{t}}$

$$C_{\text{ox}} = \epsilon_{\text{ox}} / t_{\text{ox}}$$



Carrier velocity

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $v =$

Carrier velocity

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $v = \mu E$ μ called mobility
- $E =$

Carrier velocity

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $v = \mu E$ μ called mobility
- $E = V_{ds}/L$
- Time for carrier to cross channel:
 - $t =$

Carrier velocity

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $v = \mu E = \mu V_{ds}/L$
- μ called mobility
- $E = V_{ds}/L$
- Time for carrier to cross channel:
 - $t = L / v$
 - Time, $t = L / \mu V_{ds} * L = L^2 / \mu V_{ds}$

nMOS Linear I-V

- Now we know
 - How much charge Q_{channel} is in the channel
 - How much time t each carrier takes to cross

$$I_{ds} =$$

nMOS Linear I-V

- Now we know
 - How much charge Q_{channel} is in the channel
 - How much time t each carrier takes to cross

$$I_{ds} = \frac{Q_{\text{channel}}}{t}$$

$$=$$
 - $= C_{ox} W L * [(V_{gs} - V_{ds}/2) - V_t] \mu V_{ds} / L * L$

nMOS Linear I-V

- Now we know
 - How much charge Q_{channel} is in the channel
 - How much time t each carrier takes to cross

$$I_{ds} = \frac{Q_{\text{channel}}}{t}$$

$$= \mu C_{\text{ox}} \frac{W}{L} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$= \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$\beta = \mu C_{\text{ox}} \frac{W}{L}$$

nMOS Saturation I-V

- If $V_{gd} < V_t$, channel pinches off near drain
- When $V_{ds} > V_{dsat} = V_{gs} - V_t$
- Now drain voltage no longer increases current

$$I_{ds} =$$

nMOS Saturation I-V

- If $V_{gd} < V_t$, channel pinches off near drain
- When $V_{ds} > V_{dsat} = V_{gs} - V_t$
- Now drain voltage no longer increases current

$$I_{ds} = \beta \left(V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat}$$

nMOS Saturation I-V

- If $V_{gd} < V_t$, channel pinches off near drain
- When $V_{ds} > V_{dsat} = V_{gs} - V_t$
- Now drain voltage no longer increases current
- $I_{ds} = \beta [V_{gs} - V_t - (V_{gs} - V_t)/2] (V_{gs} - V_t)$
- $= \beta [(V_{gs} - V_t)/2] (V_{gs} - V_t)$
- $= \beta/2 [V_{gs} - V_t]^2$

$$I_{ds} =$$

$$=$$


nMOS I-V Summary

Shockley 1st order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} (V_{gs} - V_t)^2 & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$$

Example

- 0.6 μm process (Example)
 - From AMI Semiconductor
 - $t_{\text{ox}} = 100 \text{ \AA}$
 - $\mu = 350 \text{ cm}^2/\text{V}^*\text{s}$
 - $V_{\text{t}} = 0.7 \text{ V}$
- Plot I_{ds} vs. V_{ds}
 - $V_{\text{gs}} = 0, 1, 2, 3, 4, 5$
 - Use $W/L = 4/2 \lambda$



$$\beta = \mu C_{\text{ox}} \frac{W}{L} = (350) \left(\frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}} \right) \left(\frac{W}{L} \right) = 120 \frac{W}{L} \mu\text{A}/\text{V}^2$$

pMOS I-V

- All dopings and voltages are inverted for pMOS
- Mobility μ_p is determined by holes
 - Typically 2-3x lower than that of electrons μ_n
 - 120 cm²/V*s in AML 0.6 μ m process
- Thus pMOS must be wider to provide same current
 - In this class, assume $\mu_n / \mu_p = 2$

Non-ideal Transistor I-V effects

- Non ideal transistor Behavior
 - Channel Length Modulation
 - Threshold voltage effects
 - Body effect
 - Drain induced Barrier Lowering (DIBL)
 - Short Channel effects
 - High Field Effects
 - Mobility Degradation
 - Velocity Saturation
 - Leakage
 - Sub threshold Leakage
 - Gate Leakage
 - Junction Leakage
 - Process and Environmental Variations

Ideal Transistor I-V

- Schockley long channel transistor model

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} \\ & \text{\& } V_{gs} \geq V_t & \text{linear} \\ \frac{\beta}{2} (V_{gs} - V_t)^2 & V_{ds} > V_{dsat} \\ & \text{\& } V_{gs} \geq V_t & \text{saturation} \end{cases}$$

$$\beta = \mu \frac{\epsilon_{ox}}{t_{ox}} \frac{W}{L}$$

Ideal vs. Simulated nMOS I_{ds} plots

- 65 nm IBM process, $V_{DD}=1.0V$





FIGURE 2.14 Simulated and ideal I-V characteristics

ON and OFF Current (1/3)

$$I_{on} = I_{ds} @ V_{gs} = V_{ds} = V_{DD} \text{ (Saturation)}$$



ON and OFF Current (2/3)





FIGURE 2.17 I_{ds} vs. V_{gs} in saturation, showing good linear fit at high V_{gs}

ON and OFF Current (3/3)

$$I_{\text{off}} = I_{\text{ds}} @ V_{\text{gs}} = 0, V_{\text{ds}} = V_{\text{DD}} \text{ (Cutoff)}$$



Channel Length Modulation





FIGURE 2.18 Depletion region shortens effective channel length

Channel Length Modulation


- Reverse-biased pn junctions form a *depletion region*
 - Region between n (drain) and p (bulk) with no carriers
 - Width of depletion L_d region (between D and B) grows with reverse bias V_{db}
 - $L_{eff} = L - L_d$
- Shorter L_{eff} gives **more** current
 - I_{ds} **increases** with V_{ds}
 - Even in saturation



Channel Length Modulation I/V (1/2)


- Increasing V_{ds} causes the depletion around the drain to widen.
- This pushes the pinch off point further away from the drain resulting in an effective shortening of the channel

$$\Delta L = L_d$$



Channel Length Modulation V(2/2)

$$I_{ds} \approx \frac{\mu C_{ox}}{2} \cdot \frac{W}{L} \cdot (1 + \lambda V_{ds}) (V_{gs} - V_t)^2$$



Lambda

- Lambda is inversely proportional to channel length

$$\lambda \propto \frac{1}{L}$$

- Lambda is a “fudge” factor (do not rely on a precise value of lambda)
- Improved but approximate model for the drain current in saturation:

$$I_{ds} \approx \frac{\mu C_{ox}}{2} \cdot \frac{W}{L} \cdot (1 + \lambda V_{ds}) \cdot (V_{gs} - V_t)^2 = \frac{\beta}{2} \cdot (1 + \lambda V_{ds}) \cdot (V_{gs} - V_t)^2$$

Electric Fields Effects

Mobility Degradation

Velocity Saturation


- Vertical electric field: $E_{\text{vert}} = V_{\text{gs}} / t_{\text{ox}}$
 - Attracts carriers into channel
 - Long channel: $Q_{\text{channel}} \propto E_{\text{vert}}$
- Lateral electric field: $E_{\text{lat}} = V_{\text{ds}} / L$
 - Accelerates carriers from drain to source
 - Long channel: $v = \mu E_{\text{lat}}$

Mobility Degradation

- High E_{vert} effectively reduces mobility
 - Collisions with oxide interface (at high V_{gs} , carriers are buffeted against the oxide interface “wall”)

$$\mu_{\text{eff}-n} = \frac{540 \frac{\text{cm}^2}{\text{V} \cdot \text{s}}}{1 + \left(\frac{V_{gs} + V_t}{0.54 \frac{\text{V}}{\text{nm}} t_{\text{ox}}} \right)^{1.85}}$$

$$\mu_{\text{eff}-p} = \frac{185 \frac{\text{cm}^2}{\text{V} \cdot \text{s}}}{1 + \frac{|V_{gs} + 1.5V_t|}{0.338 \frac{\text{V}}{\text{nm}} t_{\text{ox}}}}$$





Velocity Saturation

- At high E_{lat} , carrier velocity rolls off
 - Carriers scatter off (collide) atoms in silicon lattice (at high E_{lat} the carriers effective mass increases)
 - Velocity reaches v_{sat}
 - Electrons: 10^7 cm/s
 - Holes: 8×10^6 cm/s
 - Better model


$$v = \begin{cases} \frac{\mu_{\text{eff}} E}{1 + \frac{E}{E_c}} & E < E_c \\ v_{\text{sat}} & E \geq E_c \end{cases}$$

$$E_c = \frac{2v_{\text{sat}}}{\mu_{\text{eff}}}$$







(a)



(b)



Threshold Voltage Effects

- V_t is the value of V_{gs} for which the channel starts to invert
- Ideal models assume V_t is constant
- In reality it depends (weakly) on almost everything else:
 - Body voltage: *Body Effect*
 - Drain voltage: *Drain-Induced Barrier Lowering*
 - Channel length: *Short Channel Effect*

Body Effect

$$V_T = V_{T0} + \gamma \cdot (\sqrt{\Phi_s - V_{BS}} - \sqrt{\Phi_s})$$

- The potential difference between source and body V_{SB} affects (increases) the threshold voltage
- Threshold voltage depends on:

– V_{SB}

– Process

– Doping

– Temperature

$$\gamma = \frac{\sqrt{2q\epsilon_s N_{bulk}}}{\epsilon_{ox}/t_{ox}} = \text{Body Effect Coefficient} \equiv \text{GAMMA}$$

$$\Phi_s = \frac{2KT}{q} \ln \frac{N_{bulk}}{n_i} = \text{Surface Potential} \equiv \text{PHI}$$

The higher the doping N_{bulk} the more voltage is required to produce an inversion layer:


$N_{bulk} \uparrow \Rightarrow V_T \uparrow$

If C_{ox} is higher ($= t_{ox}$ thinner) the less voltage is required to produce an inversion layer ($Q=CV$): $C_{ox} \uparrow \Rightarrow V_T \downarrow$

Body Effect

- V_{BS} affect the charge required to invert the channel
- For the same applied V_{GS} , the application of a negative V_{BS} (*we are only interested in a negative voltage to avoid forward biasing the bulk-substrate junction*) increases the width of the depletion region, thus the voltage required to invert the channel increases:

$$V_t = V_{t0} + \gamma \left(\sqrt{\phi_s + V_{sb}} - \sqrt{\phi_s} \right)$$



DIBL





- So far we assumed the amount of charge in the channel is controlled only by the vertical field
- For short transistors and especially small oxide thickness the amount of charge also depends on the lateral field. The drain is essentially like another “gate”.
- The drain cannot control the charge so well as the gate, but it also affect the amount of charge (and therefore the V_t)

$$V_t' = V_t - \eta V_{ds}$$

If $\eta=0$ then $V_t = V_t$

If not V_t decrease then I_{ds} will increase

- High drain voltage causes current to **increase**




Short Channel Effect

- In small transistors the source/drain depletion regions extend into a significant portion of the channel
 - impacts the amount of charge required to invert the channel
 - V_t typically increases with L (some processes exhibit a reverse short channel effect)

Leakage

- What about current in cutoff?




Current doesn't go to 0 in cutoff !!!

FIGURE 2.20 I-V characteristics of a 65 nm nMOS transistor at 70°C on a log scale

Source of Leakage

- ***Subthreshold conduction***
 - Transistors can't abruptly turn ON or OFF
 - Dominant source in contemporary transistors
- ***Gate leakage***
 - Tunneling through ultrathin gate dielectric
- ***Junction leakage***
 - Reverse-biased PN junction diode current



Subthreshold Conduction

- In real transistors, current doesn't abruptly cut off below threshold, but rather drop off exponentially with V_{GS}
- This leakage current when the transistor is nominally OFF depends on:
 - process (ϵ_{ox} , t_{ox}) \rightarrow hidden in K_y
 - doping levels (N_{bulk}) \rightarrow hidden in K_y
 - device geometry (W , L) \rightarrow hidden in I_{ds0}
 - temperature (T) \rightarrow hidden in $v_T = KT/q$
 - Subthreshold voltage (V_t)

$$I_{ds} = I_{ds0} e^{\frac{V_{gs} - V_{t0} + \eta V_{ds} - k_y V_{sb}}{nv_T}} \left(1 - e^{\frac{-V_{ds}}{v_T}} \right)$$

n is process dependent, typically 1.3–1.7

Gate Leakage

- There is a finite probability that carriers will tunnel through the thin gate oxide. This results in gate leakage current flowing into the gate. I_{gate} is greater for electrons (nMOS gates leak more)
- The probability drops off exponentially with t_{ox}
- For oxides thinner than 150 Å, tunneling becomes a critically important factor (at 65nm $t_{\text{ox}} \approx 10.5 \text{ Å}$)

$$I_{\text{gate}} = WA \left(\frac{V_{DD}}{t_{\text{ox}}} \right)^2 e^{-B \frac{t_{\text{ox}}}{V_{DD}}}$$

A and B are tech constants




FIG 2.20 Gate leakage current from [Song01]

Junction Leakage

$$I_D = I_S \left(e^{\frac{V_D}{V_T}} - 1 \right)$$

- The p-n junctions between diffusion and the substrate or well for diodes.
- The well-to-substrate is another diode
- Substrate and well are tied to GND and VDD to ensure these diodes remain reverse biased
- But, reverse biased diodes still conduct a small amount of current that depends on: (I_S is typically $< 1\text{fA}/\mu\text{m}^2$)
 - Doping levels
 - Area and perimeter of the diffusion region
 - The diode voltage





FIG 2.19 Reverse-biased diodes in CMOS circuits



Temperature dependence

- Transistor characteristics are influenced by temperature
 - μ decreases with T
 - V_t decreases linearly with T
 - I_{leakage} increases with T
- ON current decreases with T
- OFF current increases with T
- Thus, circuit performances are worst at high temperature




FIG 2.21 I-V characteristics of nMOS transistor in saturation at various temperatures




FIG 2.22 I_{dsat} vs. temperature

Geometry Dependence


- Layout designers draw transistors with W_{drawn} L_{drawn}
- Actual dimensions may differ from some factor X_W and X_L
- The source and drain tend to diffuse laterally under the gate by L_D , producing a shorter effective channel
- Similarly, diffusion of the bulk by W_D decreases the effective channel width
- In process below $0.25 \mu\text{m}$ the effective length of the transistor also depends significantly on the **orientation** of the transistor

$$L_{\text{eff}} = L_{\text{drawn}} + X_L - 2 L_D$$

$$W_{\text{eff}} = W_{\text{drawn}} + X_W - 2 W_D$$

Process Variation

- Transistors have uncertainty in process parameters
 - Process: L_{eff} , V_t , t_{ox} of nMOS and pMOS
- Variation is around typical (T) values
- Fast (F)
 - L_{eff} : short
 - V_t : low
 - t_{ox} : thin
- Slow (S): opposite
- Not all parameters are independent for nMOS and pMOS



Environmental Variation

- V_{DD} and *Temperature* also vary in *time* and *space*
- *Fast:*
 - V_{DD} : high
 - T : low

Corner	Voltage	Temperature
F	1.98	0 C
T	1.8	70 C
S	1.62	125 C

Process Corners

- Process corners describe worst case variations
 - If a design works in all corners, it will **probably** work for any variation.
- Describe corner with four letters (T, F, S)
 - nMOS speed
 - pMOS speed
 - Voltage
 - Temperature

Important Corners

- Critical Simulation Corners include

Purpose	nMOS	pMOS	V _{DD}	Temp
Cycle time	S	S	S	S
Power	F	F	F	F
Subthreshold leakage	F	F	F	S

Impact of non-ideal effects

- Threshold is a significant fraction of the supply voltage
- Leakage is increased causing gates to
 - consume power when idle
 - limits the amount of time that data is retained
- Leakage increases with temperature
- Velocity saturation and mobility degradation result in less current than expected at high voltage
 - No point in trying to use high V_{DD} to achieve fast transistors
 - Transistors in series partition the voltage across each transistor thus experience less velocity saturation
 - Tend to be a little faster than a single transistor
 - Two nMOS in series deliver more than half the current of a single nMOS transistor of the same width
- Matching: same **dimension** and **orientation**






FIG 2.37 Current in series transistors

So What?


- So what if transistors are not ideal?
 - They still behave like switches.
- But these effects matter for...
 - Supply voltage choice
 - Logical effort
 - Quiescent power consumption
 - Pass transistors
 - Temperature of operation

Dynamic Behavior or CV Charac


- Gate capacitance –
 - gate –electrode 1
 - Oxide- dielectric
 - Channel - electrode 2Required for MOSFET operation
- Parasitic Capacitance
 - pn junction
 - Diffusion (s or D) –electrode 1
 - Depletion region- dielectric
 - Body or substrate -- electrode 2



(a) cut-off



(b) resistive



(c) saturation

Operation Region	C_{GCB}	C_{GCS}	C_{GCD}	C_{GC}	C_G
Cutoff	$C_{ox}WL$	0	0	$C_{ox}WL$	$C_{ox}WL + 2C_oW$
Resistive	0	$C_{ox}WL/2$	$C_{ox}WL/2$	$C_{ox}WL$	$C_{ox}WL + 2C_oW$
Saturation	0	$(2/3)C_{ox}WL$	0	$(2/3)C_{ox}WL$	$(2/3)C_{ox}WL + 2C_oW$

Junction Capacitances

- reverse-biased source-body
- drain body pn-junctions.




Figure 1





Figure :


$$\begin{aligned}
 C_{diff} &= C_{bottom} + C_{sw} = C_j \times AREA + C_{jsw} \times PERIMETER \\
 &= C_j L_S W + C_{jsw} (2L_S + W)
 \end{aligned}$$




$$C_{GS} = C_{GCS} + C_{GSO}; C_{GD} = C_{GCD} + C_{GDO}; C_{GB} = C_{GCB}$$

$$C_{SB} = C_{Sdiff}; C_{DB} = C_{Ddiff}$$

Source-Drain Resistance



(a) Modeling the series resistance




(b) Parameters of the series resistance

$$R_{S,D} = \frac{L_{S,D}}{W} R_{\square} + R_C$$


Pass Transistors

- We have assumed source is grounded
- What if source > 0 ?
 - e.g. pass transistor passing V_{DD}







Pass Transistors





- We have assumed source is grounded
- What if source > 0 ?
 - e.g. pass transistor passing V_{DD}
- $V_g = V_{DD}$
 - If $V_s > V_{DD} - V_t$, $V_{gs} < V_t$
 - Hence transistor would turn itself off
- nMOS pass transistors pull no higher than $V_{DD} - V_{tn}$
 - Called a degraded “1”
 - Approach degraded value slowly (low I_{ds})
- pMOS pass transistors pull no lower than V_{tp}



Pass Transistor Ckts



Pass Transistor Ckts





nMOS



(a)



(b)

Input g = 1 Output


0 ———> strong 0

1 ———> degraded 1

(c)

nMOS – Gate=1 ---ON , o/p = i/p
pMOS – Gate = 0 ---ON , o/p = i/p

pMOS



(d)



(e)


Input g = 0 Output

0 ———> degraded 0

1 ———> strong 1

(f)

Transmission Gate



$g = 0, gb = 1$



$g = 1, gb = 0$



Input

Output

$g = 1, gb = 0$



0 → strong 0

$g = 1, gb = 0$

1 → strong 1

- Passes Strong 0 and strong 1
- nMOS – Gate=1 ---ON , o/p = i/p
- pMOS – Gate = 0 ---ON , o/p = i/p

CMOS logic



- nMOS –



Gate=1 ---ON , SC


Gate=0 ---OFF , OC

- pMOS –


Gate = 0 ---ON , SC

Gate = 1 ---OFF , OC








(a) Low-to-high



(b) High-to-low

DC Characteristics





Effective Resistance


- Shockley models have limited value
 - Not accurate enough for modern transistors
 - Too complicated for much hand analysis
- Simplification: treat transistor as resistor
 - Replace $I_{ds}(V_{ds}, V_{gs})$ with effective resistance R
 - $I_{ds} = V_{ds}/R$
 - R averaged across switching of digital gate
- Too inaccurate to predict current at any given time
 - But good enough to predict delays

RC Delay Model

- Use equivalent circuits for MOS transistors
 - Ideal switch + capacitance and ON resistance
 - Unit nMOS has resistance R , capacitance C
 - Unit pMOS has resistance $2R$, capacitance C

Capacitance proportional to width

Resistance inversely proportional to width




Slide 90

RC Values

- Capacitance
 - $C = C_g = C_s = C_d = 2 \text{ fF}/\mu\text{m}$ of gate width
 - Values similar across many processes
- Resistance
 - $R \approx 6 \text{ K}\Omega \cdot \mu\text{m}$ in $0.6\mu\text{m}$ process
 - Improves with shorter channel lengths
- Unit transistors
 - May refer to minimum contacted device ($4/2 \lambda$)
 - Or maybe $1 \mu\text{m}$ wide device
 - Doesn't matter as long as you are consistent


Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter




Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter




Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter




Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter



Stick Diagram



Colour Codes:

Metal – Blue

Polysilicon – Red

N-type – green


P type – yellow

Contacts – black

Demarcation line - brown

Condition

- Diffusion – Polysilicon –overlap – MOSFET is formed
- No transistor - Diffusion – Polysilicon – should not overlap












i/p





i/p

o/p







○ Layout




Layout




Layout




Layout





Layout





Layout





2 input Nand



2 input NOR gate



Elmore delay model



$C = 2\text{fF}/\mu\text{m}$ and $R = 2.5\text{ k}\Omega/\mu\text{m}$



A	Y
0	1
1	0

Rising delay

pMOS – $G = 0$ --- ON – closed switch

nMOS – $G = 0$ --- OFF --- open switch

delay = $0.69 R C = 0.69 * 2.5 * 2$
 = 3.45 n sec



$C=2\text{fF}/\mu\text{m}$ and $R=2.5\text{ k}\Omega/\mu\text{m}$

A	Y
0	1
1	0




Falling
delay



pMOS – $G = 1$ --- OFF – open
switch

nMOS – $G = 1$ --- ON ---
closed switch

**delay = $0.69 R C = 0.69 \cdot 2.5 \cdot 2$
= 3.45nsec**

R_n








A	Y
0	1
1	0

i/p=1 , Falling delay
 nMos—G=1 —ON —
 Closed switch
 pMos ---G=1, OFF —
 Open switch

$$D = 0.69 R (3+12)C = 0.69 * 2.5K * 15 * 2f =$$







A	Y
0	1
1	0


i/p=0 , Rising delay
 nMos—G=0 —OFF —
 open switch
 pMos ---G=0, ON —
 Closed switch

$$D = 0.69 R (3+12)C = 0.69 * 2.5K * 15 * 2f =$$



- 
- Sketch a **2 input NAND gate** with transistor width chosen to achieve effective rise and fall resistance equal to the unit inverter.
 - Compute the **rising and falling** propagation delay (in terms of R and C) of the NAND gate driving **h identical NAND gates** using the Elmore delay model.
 - If **$C=2\text{fF}/\mu\text{m}$ and $R=2.5\text{ k}\Omega/\mu\text{m}$** in a 180nm process what is the delay of a fanout of 3 NAND gate

2 input NAND gate



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Rising
delay

Falling
delay

Falling delay

A=1,B=1


nMOS – Gate =1 – On – Closed switch

M1, M2 – On - Closed switch

pMOS – Gate =1 – Off – open switch

M3, M4 – On - open switch

2 input NAND gate



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Rising
delay

Falling
delay

Rising delay

A=1, B=0

nMOS – Gate = 1 – On – Closed switch

M1, B = 0 Gate = 0 – [Off -- open switch]


M2 – A=1, Gate = 1 – (On - Closed switch)

pMOS – Gate = 0 – On – Closed switch

M3 – A = 1, Gate = 1 – (Off – Open switch)

M4 – B=0, Gate = 0 – [On – Closed switch]

2 input NAND gate




Falling delay

$$\begin{aligned} \text{Falling delay} &= 0.69 * (R/2 + R/2) * \\ & (6C + 4hC) = \\ & 0.69 * R * C(6 + 4h) = \end{aligned}$$


Parallel resistor – R
Series resistor – R/n

Falling delay
A=1, B=1

nMOS – Gate = 1 – On – Closed switch == M1, M2 – On – Closed switch
pMOS – Gate = 1 – Off – open switch == M3, M4 – On – open switch




2 input NAND gate



Parallel resistor – R
Series resistor – R/n

$$\begin{aligned} \text{Rising delay} &= 0.69 * \\ &(R) * (6C + 4hC) = \\ &0.69 * R * C(6 + 4h) = \\ &0.69 * 2.5k * 2fF * (6 + 4h) = \\ &\text{assume } h=3 \\ &= 0.69 * 2.5k * 2fF * (6 + 4*3) \end{aligned}$$





Rising delay

A=1, B=0

nMOS – Gate = 1 – On – Closed switch

PMOS – Gate = 0 – Off – Open switch

- 
- Consider the 2 input NOR gate of Figure .
 - Assume NMOS and PMOS devices of $0.5\text{mm}/0.25\text{mm}$ and $0.75\text{mm}/0.25\text{mm}$, respectively.
 - This sizing should result in approximately equal worst-case rise and fall times (since the effective resistance of the pull-down is designed to be equal to the pull-up resistance).



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Rising delay

Falling delay


Rising delay

nMOS – gate = 1 – on – closed switch

A=0 B=0

M1,M2 – Off – open switch

M3,M4 – On – Closed switch



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Rising delay

Falling delay

Falling delay

nMOS – gate =1 –on – closed switch


A=0 B=1

M1,- Off – open switch


M3,- On – Closed switch

M2 – On – Closed switch

M4 – Off – open switch



$$5 \cdot 3 \cdot C$$



Vdd
T

