VLSI DESIGN UNIT I: INTRODUCTION TO MOS TRANSISTOR

INTRODUCTION TO MOS TRANSISTOR

- MOS Transistor, Long-Channel I-V Charters tics, C-V Charterstics, Non ideal I-V Effects,
- CMOS logic, Inverter, DC Transfer characteristics
- Pass Transistor, Transmission gate,
- Layout Design Rules, Gate Layouts, Stick Diagrams,
- RC Delay Model, Elmore Delay, Linear Delay Model, Logical effort, Parasitic Delay, Delay in Logic Gate, Scaling.

transistor

- A transistor is a device that presents a
- high input resistance to the signal source, drawing little input power, and
- > a low resistance to the output circuit, capable of supplying a large current to drive the circuit load.

field-effect transistor or FET

field-effect transistor or FET refers to

the gate turns the transistor (inversion layer) on and off with an electric field through the oxide.


Metal Oxide Semiconductor FET

- two PN junctions
- four terminal device Source, Gate, Drain, substrate/body
- majority-carrier device




N-channel MOSFET

P-channel MOSFET




N-channel MOSFET


• Enhancement Type – the transistor requires a Gate-Source voltage, (V_{GS}) to switch the device "ON". The enhancement mode MOSFET is equivalent to a "Normally Open" switch.




• Depletion Type – the transistor requires the Gate-Source voltage, (V_{GS}) to switch the device "OFF". The depletion mode MOSFET is equivalent to a "Normally Closed" switch.



N Channel Enhancement MOSFET



Operating modes Accumulation, Depletion, Inversion



Terminal Voltages

Mode of operation depends on V_g

$$V_{d'}$$
 V_{s}

$$\circ V_{gs} = V_g - V_s$$

$$\circ$$
V_{gd} = V_g - V_d

$$\circ$$
V_{ds} = V_d - V_s = V_{gs} - V_{gd}


- Source and drain are symmetric diffusion terminals
 - By convention, source is terminal at lower voltage

- onMOS body is grounded. First assume source is 0 too.
- Three regions of operation
 - •Cutoff
 - oLinear
 - •Saturation

nMOS Cutoff

No channel

$$ol_{ds} = 0$$



3: CMOS Transistor Theory


nMOS Linear

Channel forms


• e- from s to d

• Current flows from d to (+)

• Similar to linear resistor The first body




p-type body



nMOS Saturation


- Channel pinches off
- ol_{ds} independent of V_{ds}
- We say current saturates
- Similar to current source



I-V Characteristics

- oln Linear region, I_{ds} depends on
 - •How much charge is in the channel?
 - •How fast is the charge moving?


- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate oxide channel



3: CMOS Transistor Theory


- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate oxide channel

$$\circ Q_{channel} = CV$$



- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate oxide channel
- \circ Q_{channel} = CV
- \circ C = C_g = ϵ_{ox} WL/ \dagger_{ox} = C_{ox}WL

$$C_{ox} = \varepsilon_{ox} / t_{ox}$$





- MOS structure looks like parallel plate capacitor while operating in inversion
 - Gate oxide channel
- \circ Q_{channel} = CV
- \circ C = C_g = $\varepsilon_{ox}WL/t_{ox}$ = C_{ox}WL

$$\circ V = V_{qc} - V_{t} = (V_{qs} - V_{ds}/2) - V_{t}$$

$$\circ$$
 Q = Cox WL* $(V_{gs} - V_{ds}/2) - V_{t}$

$$C_{ox} = \varepsilon_{ox} / t_{ox}$$





- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $ov = \mu E$ μ called mobility
- oE =

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $ov = \mu E$ μ called mobility
- $oE = V_{ds}/L$
- •Time for carrier to cross channel:

$$ot =$$

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $ov = \mu E = \mu V_{ds}/L$
- μ called mobility
- $oE = V_{cls}/L$
- •Time for carrier to cross channel:
 - ot = L / v
 - oTime, $t = L/\mu V_{ds} * L = L*L/\mu V_{ds}$: GMOS Transistor Theory

nMOS Linear I-V

- •Now we know
 - •How much charge Q_{channel} is in the channel
 - •How Much time t each carrier takes to cross

$$I_{ds} =$$

nMOS Linear I-V

- •Now we know
 - •How much charge Q_{channel} is in the channel
 - oHow much time t each carrier takes to cross $I_{ds} = \frac{2c_{channel}}{t}$

 $o = Cox WL * [(Vgs - Vds/2) - Vt]\mu Vds/ L*L$

nMOS Linear I-V

- Now we know
 - How much charge Q_{channel} is in the channel
 - How much time t each carrier takes to cross

$$\begin{split} I_{ds} &= \frac{Q_{\text{channel}}}{t} \\ &= \mu C_{\text{ox}} \frac{W}{L} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} \\ &= \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} \end{split}$$

$$\beta = \mu C_{\text{ox}} \frac{W}{L}$$

3: CMOS Transistor Theory

nMOS Saturation I-V

- olf V_{gd} < V_t, channel pinches off near drain
 - $\bullet \text{When } V_{ds} > V_{dsat} = V_{gs} V_{t}$
- Now drain voltage no longer increases current

$$I_{ds} =$$

nMOS Saturation I-V

- olf V_{gd} < V_t, channel pinches off near drain
 - $\bullet \text{When } V_{ds} > V_{dsat} = V_{gs} V_{t}$
- Now drain voltage no longer increases current

$$I_{ds} = \beta \left(V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat}$$

nMOS Saturation I-V

- olf V_{gd} < V_t, channel pinches off near drain
 - $\bullet \text{When } V_{ds} > V_{dsat} = V_{gs} V_{t}$
- Now drain voltage no longer increases current
- olds= β [Vgs-Vt -(Vgs-Vt)/2] (Vgs-Vt)
- $\circ = \beta[(Vgs-Vt/2)]$ (Vgs-Vt)
- $o = \beta/2 \text{ [Vgs-Vt]}$

3: CMOS Transistor Theory

nMOS I-V Summary

•Shockley 1st order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} \left(V_{gs} - V_t \right)^2 & V_{ds} > V_{dsat} & \text{saturation} \end{cases}$$

3: CMOS Transistor Theory


Example

- 0.6 μm process (Example)
 - From AMI Semiconductor

•
$$\mu = 350 \text{ cm}^2/\text{V*s}$$

$$\circ V_{t} = 0.7 V$$

- Plot I_{ds} vs. V_{ds}
 - \circ $V_{as} = 0, 1, 2, 3, 4, 5$
 - Use W/L = $4/2 \lambda$



$$\beta = \mu C_{ox} \frac{W}{L} = (350) \left(\frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}} \right) \left(\frac{W}{L} \right) = 120 \frac{W}{L} \mu A / V^2$$

pMOS I-V

- All dopings and voltages are inverted for pMOS
- \circ Mobility μ_p is determined by holes
 - Typically 2-3x lower than that of electrons μ_n
 - o 120 cm²/V*s in AMI 0.6 μm process
- •Thus pMOS must be wider to provide same current
 - oIn this class, assume μ_n / $\mu_p^{\text{3: CMOS}}$ 2 ansistor Theory

Non-ideal Transistor I-V effects

- Non ideal transistor Behavior
 - Channel Length Modulation
 - Threshold voltage effects
 - Body effect
 - Drain induced Barrier Lowering (DIBL)
 - Short Channel effects
 - High Field Effects
 - Mobility Degradation
 - Velocity Saturation
 - Leakage
 - Sub threshold Leakage
 - Gate Leakage
 - Junction Leakage
 - Process and Environmental Variations

Ideal Transistor I-V


Schockley long channel transistor model

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_{t} & \text{cutoff} \\ \beta \left(V_{gs} - V_{t} - \frac{V_{ds}}{2}\right) V_{ds} & V_{ds} < V_{dsat} & \text{linear} \\ \frac{\beta}{2} \left(V_{gs} - V_{t}\right)^{2} & V_{ds} > V_{dsat} & \text{saturation} \\ \frac{\beta}{2} \left(V_{gs} - V_{t}\right)^{2} & V_{gs} \ge V_{t} \end{cases}$$


$$\beta = \mu \frac{\mathcal{E}ox}{tox} \frac{W}{L}$$

Ideal vs. Simulated niviOS Wolots


65 nm IBM process, VDD=1.0V



ON and OFF Current (1/3)




ON and OFF Current (2/3)



ON and OFF Current (3/3)

$$I_{off} = I_{ds} @V_{gs} = 0, V_{ds} = V_{DD} (Cutoff)$$



Channel Length Modulation





FIGURE 2.18 Depletion region shortens effective

channel length


Channel Length Modulation

- Reverse biased pnjunctions form a depletion region
 - Region between n (drain) and p (bulk) with no carriers
 - Width of depletion L_d region (between D and B) grows with reverse bias V_{db}
 - $-L_{eff} = L L_{d}$
- Shorter L_{eff} gives more current
 - $-I_{ds}$ increases with V_{ds}
 - Even in saturation




Channel Length Modulation I/V (1/2)

- Increasing V_{ds} causes the depletion around the drain to widen.
- This pushes the pinch off point further away from the drain resulting in an effective shortening of the channel



Channel Length Modulation V(2/2)

$$I_{ds} \approx \frac{\mu C_{ox}}{2} \cdot \frac{W}{L} \cdot (1 + \lambda V_{ds}) (V_{gs} - V_t)^2$$



Lambda

Lambda is inversely proportional to channel length

$$\lambda \propto \frac{1}{L}$$

- Lambda is a "fudge" factor (do not rely on a precise value of lambda)
- Improved but approximate model for the drain current in saturation:

$$I_{ds} \approx \frac{\mu C_{ox}}{2} \cdot \frac{W}{L} \cdot \left(1 + \lambda V_{ds}\right) \left(V_{gs} - V_{t}\right)^{2} = \frac{\beta}{2} \cdot \left(1 + \lambda V_{ds}\right) \cdot \left(V_{gs} - V_{t}\right)^{2}$$

Electric Fields Effects

Mobility Degradation


Velocity Saturation

- Vertical electric field: $E_{vert} = V_{gs}/t_{ox}$
 - Attracts carriers into channel
 - Long channel: $Q_{channel} \propto E_{vert}$
- Lateral electric field: E_{lat} = V_{ds}/L
 - Accelerates carriers from drain to source
 - Long channel: $v = \mu E_{lat}$

Mobility Degradation

- High E_{vert} effectively reduces mobility
 - Collisions with oxide interface (at high V_{gs} , carriers are buffeted against the oxide interface "wall")


$$\mu_{\text{eff}-n} = \frac{540 \frac{\text{cm}^2}{\text{V} \cdot \text{s}}}{1 + \left(\frac{V_{gs} + V_t}{0.54 \frac{\text{V}}{\text{nm}} t_{\text{ox}}}\right)^{1.85}} \qquad \mu_{\text{eff}-p} = \frac{185 \frac{\text{cm}^2}{\text{V} \cdot \text{s}}}{1 + \frac{V_{gs} + 1.5V_t}{0.338 \frac{\text{V}}{\text{nm}} t_{\text{ox}}}}$$





Velocity Saturation

- At high E_{lat}, carrier velocity rolls off
 - Carriers scatter off (collide) atoms in silicon lattice (at high E_{lat} the carriers effective mass increases)
 - Velocity reaches $v_{\rm sat}$
 - Electrons: 10⁷ cm/s
 - Holes: 8 x 10⁶ cm/s
 - Better model

$$v = \begin{cases} \frac{\mu_{\text{eff}} E}{E} & E < E_c \\ 1 + \frac{E}{E_c} & E \ge E_c \end{cases}$$







Threshold Voltage Effects

- V_t is the value of V_{gs} for which the channel starts to invert
- Ideal models assume V_t is constant
- In reality it depends (weakly) on almost everything else:
 - Body voltage: Body Effect
 - Drain voltage: Drain-Induced Barrier Lowering
 - Channel length: Short Channel Effect

Body Effect

$$V_T = V_{T0} + \gamma \cdot \left(\sqrt{\Phi_s - V_{BS}} - \sqrt{\Phi_s} \right)$$

- The potential difference between source and body V_{SB} affects (increases) the threshold voltage
- Threshold voltage depends on:

$$-V_{SB}$$

Process

Temperature

$$\gamma = \frac{\sqrt{2q\varepsilon_{S}N_{bulk}}}{\varepsilon_{ox}/t_{ox}} = Body \quad Effect \quad Coefficient \equiv GAMMA$$

$$\Phi_{S} = \frac{2KT}{q} \ln \frac{N_{bulk}}{n_{i}} = Surface \ Potential \equiv PHI$$


The higher the doping N_{bulk} the more voltage is required to produce an inversion layer: $N_{bulk} \uparrow \longrightarrow V_T \uparrow$

If C_{ox} is higher (= t_{ox} thinner) the less voltage is required to produce an inversion layer (Q=CV): C_{ox}

Body Effect

- V_{BS} affect the charge required to invert the channel
- For the same applied V_{GS}, the application of a negative V_{BS} (we are only interested in a negative voltage to avoid forward biasing the bleosure pn junction) increases the width of the depletion region, thus the voltage required to invert the channel increases:

$$V_{t} = V_{t0} + \gamma \left(\sqrt{\phi_{s} + V_{sb}} - \sqrt{\phi_{s}} \right)$$




DIBL

- So far we assumed the amount of charge in the channel is controlled only by the vertical Iield
- For short transistors and especially small oxide thickness the amount of charge also depends on the later Iield. The drain is essentially like another "gate".
- The drain cannot control the charge so well as the gate, but it also affect the amount of charge (and therefore the V_t)

 If $\eta=0$ then $V_t=V_t$

If not Vt= decrease then Ids
$$V_t' = V_t - \eta V_{ds}$$
 will increase

High drain voltage causes current to increase




Short Channel Effect

- In small transistors the source/drain depletion regions extend into a significant portion of the channel
 - impacts the amount of change required to invert the channel
 - V_t typically increases with L (some processes exhibit a reverse short channel effect)

Leakage

• What about current in cutoff?



Current doesn't go to 0 in cutoff!!!

FIGURE 2.20 I-V characteristics of a 65 nm nMOS transistor at 70 °C on a log scale


Source of Leakage

Subthreshold conduction

- Transistors can't abruptly turn ON or OFF
- Dominant source in contemporary transistors

Gate leakage

- Tunneling through ultrathin gate dielectric
- Junction leakage
 - Reverse biasedPN junction diode current



Subthreshold Conduction

- In real transistors, current doesn't abruptly cut off below threshold, but rather drop off exponentially with $V_{\rm GS}$
- This leakage current when the transistor is nominally OFF depends on:
 - process $(\varepsilon_{ox}, t_{ox})$
 - doping levels (N_{bulk})
 - device geometry (W, L)
 - temperature (T)
 - Subthreshold voltage (V_t)

- \rightarrow hidden in K_{v}
- \rightarrow hidden in K_{γ}
- \rightarrow hidden in I_{ds0}
 - \rightarrow hidden in $v_T = KT/q$

$$I_{ds} = I_{ds0} e^{\frac{V_{gs} - V_{t0} + \eta V_{ds} - k_{\gamma} V_{sb}}{n v_T}} \left(1 - e^{\frac{-V_{ds}}{v_T}}\right)$$

Gate Leakage

- There is a finite probability that carriers will tunnel through the thin gate oxide. This result in gate leakage current flowing into the gate. I_{gate} is greater for electrons (nMOS gates leak more)
- The probability drops off exponentially with t_{ox}
- For oxides thinner than 1520Å, tunneling becomes a critically important factor (at 65nm t_{ox}≈10.5 Å)

$$I_{\text{gate}} = WA \left(\frac{V_{DD}}{t_{\text{ox}}}\right)^{2} e^{-B\frac{t_{\text{ox}}}{V_{DD}}}$$

Aand Bare tech constants






FIG 2.20 Gate leakage current from [Song01]

Junction Leakage

$$I_D = I_S \left(e^{\frac{V_D}{v_T}} - 1 \right)$$

- The prjunctions between diffusion and the substrate or well for diodes.
- The well-to-substrate is another diode
- Substrate and well are tied to GND and VDD to ensure these diodes remain reverse biased
- But, reverse biased diodes still conduct a small amount of current that depends on: $(I_S \text{ is typically } < 1fA/\mu m^2)$
 - Doping levels
 - Area and perimeter of the diffusion region
 - The diode voltage





emperature dependence

- Transistor characteristics are influenced by temperature
 - $-\mu$ decreases with T
 - V_t decreases linearly with T
 - I_{leakage} increases with T
- ON current decreases with T
- OFF current increases with T
- Thus, circuit performances are worst at high temperature





FIG 2.21 I–V characteristics of nMOS transistor in saturation at various temperatures




Geometry Dependence

- Layout designers draw transistors with W_{drawn} L_{drawn}
- Actual dimensions may differ from some factor X_W and X_L
- The source and drain tend to diffuse laterally under the gate by L_D , producing a shorter effective channel
- Similarly, diffusion of the bulk by W_D decreases the effective channel width
- In process below 0.25 μm the effective length of the transistor also depends significantly on the orientation of the transistor

Process Variation

- Transistors have uncertainty in process parameters
 - Process: L_{eff} , V_t , t_{ox} of nMOS and pMOS
- Variation is around typical (T) values
- Fast (F)
 - L_{eff}: short
 - $-V_t$: low
 - $-t_{ox}$: thin
- Slow (S): opposite
- Not all parameters are independent for nMOS and pMOS



Environmental Variation

- V_{DD} and Temperature also vary in time and space
- Fast:

− V_{DD}: high

-T: low

| Corner | Voltage | Temperature |
|--------|---------|-------------|
| F | 1.98 | 0 C |
| Т | 1.8 | 70 C |
| S | 1.62 | 125 C |

Process Corners

- Process corners describe worst case variations
 - If a design works in all corners, it will <u>probably</u> work for any variation.
- Describe corner with four letters (T, F, S)
 - nMOS speed
 - pMOS speed
 - Voltage
 - Temperature

Important Corners


Critical Simulation Corners include


| Purpose | nMOS | pMOS | V _{DD} | Temp |
|----------------------|------|------|-----------------|------|
| Cycle time | S | S | S | S |
| Power | F | F | F | F |
| Subthreshold leakage | F | F | F | S |

Impact of non-ideal Weffects

- Threshold is a signilicant fraction of the supply voltage
- Leakage is increased causing gates to
 - consume power when idle
 - limits the amount of time that data is retained
- Leakage increases with temperature
 - Velocity saturation and mobility degradation result in less current than expected at high voltage
 - No point in trying to use high VDD to achieve fast transistors
 - Transistors in series partition the voltage across each transistor thus experience less velocity saturation
 - Tend to be a little faster than a single transistor
 - Two nMOS in series deliver more than half the current of a single nMOS transistor of the same width

Matching: same dimension and orientation






Current in series transistors

So What?

- So what if transistors are not ideal?
 - They still behave like switches.
- But these effects matter for...
 - Supply voltage choice
 - Logical effort
 - Quiescent power consumption
 - Pass transistors
 - Temperature of operation

Dynamic Behavior or CV Charac


- Gate capacitance –
 gate –electrode 1
 Oxide- dielectric
 Channel electrode 2
 Required for MOSFET operation
- Parasitic Capacitance
 pn junction
 Diffusion (s or D) –electrode 1
 Depletion region- dielectric
 Body or substrate -- electrode 2




| Operation Region | CGCB | C _{GCS} | C_{GCD} | C_{GC} | C _G |
|------------------|------------|------------------|-----------|-----------------|-------------------------|
| Cutoff | $C_{ex}WL$ | 0 | 0 | $C_{ox}WI$ | $C_{ox}WL+2C_{o}W$ |
| Resistive | 0 | CoxWL/2 | CoxWL/2 | $C_{cx}WL$ | $C_{ox}WL+2C_{o}W$ |
| Saturation | 0 | $(2/3)C_{ox}WL$ | 0 | $(2/3)C_{ov}WL$ | $(2/3)C_{ox}WL+2C_{o}W$ |

Junction Capacitances

- reverse-biased source-body
- drain body pn-junctions.






$$C_{diff} = C_{bottom} + C_{sw} = C_j \times AREA + C_{jsw} \times PERIMETER$$


= $C_j L_S W + C_{jsw} (2L_S + W)$

G




$$\begin{split} C_{GS} &= C_{GCS} + C_{GSO}; \ C_{GD} = C_{GCD} + C_{GDO}; \ C_{GB} = C_{GCB} \\ C_{SB} &= C_{Sdiff}; \ C_{DB} = C_{Ddiff} \end{split}$$

Source-Drain Resistance



(a) Modeling the series resistance




(b) Parameters of the series resistance

$$R_{S,D} = \frac{L_{S,D}}{W} R_{\Box} + R_{C}$$

Pass Transistors


- We have assumed source is grounded
- What if source > 0?
 - e.g. pass transistor passing V_{DD}





Pass Transistors


- We have assumed source is grounded
- What if source > 0?
 - e.g. pass transistor passing V_{DD}
- \circ $V_g = V_{DD}$
 - \circ If $V_s > V_{DD} V_t$, $V_{GS} < V_t$
 - Hence transistor would turn itself off
- \bullet nMOS pass transistors pull no higher than $V_{\text{DD}}\text{-}V_{\text{tn}}$
 - Called a degraded "1"
 - Approach degraded value slowly (low I_{ds})
- ullet pMOS pass transistors pull no lower than V_{tp}

Pass Transistor Ckts











Pass Transistor Ckts

$$V_{DD} \downarrow V_{DD} \downarrow V_{s} = V_{DD} - V_{tn}$$






$$V_{DD}$$
 V_{DD} V_{tn} V_{DD} V_{DD}


$$nMOS - Gate=1 ---ON$$
, $o/p = i/p$
 $pMOS - Gate = 0 ---ON$, $o/p = i/p$

Transmission Gate

- Passes Strong 0 and strong 1
- nMOS Gate=1 ---ON , o/p = i/p
- pMOS Gate = 0 ---ON , o/p = i/p

CMOS logic







onMOS -

pMOS -


$$Gate = 0 ---ON, SC$$




$$V_{in} = V_{DD}$$





$$V_{in} = 0$$






DC Characteristics








Effective Resistance

- Shockley models have limited value
 - Not accurate enough for modern transistors
 - Too complicated for much hand analysis
- Simplification: treat transistor as resistor
 - Replace $I_{ds}(V_{ds}, V_{gs})$ with effective resistance R • $I_{ds} = V_{ds}/R$
 - R averaged across switching of digital gate
- Too inaccurate to predict current at any given time
 - But good enough to predict delays

RC Delay Model


- Use equivalent circuits for MOS transistors
 - Ideal switch + capacitance and ON resistance
 - Unit nMOS has resistance R, capacitance C




RC Values

- Capacitance
 - $C = C_g = C_s = C_d = 2 \text{ fF/}\mu\text{m}$ of gate width
 - Values similar across many processes
- Resistance
 - $R \approx 6 \text{ K}\Omega^*\mu\text{m}$ in 0.6um process
 - Improves with shorter channel lengths
- Unit transistors
 - May refer to minimum contacted device (4/2 λ)
 - Or maybe 1 μm wide device
 - Doesn't matter as long as you are consistent


 Estimate the delay of a fanout-of-1 inverter




Estimate the delay of a fanout-of-1 inverter




Estimate the delay of a fanout-of-1 inverter



Estimate the delay of a fanout-of-1 inverter



Stick Diagram



Colour Codes:

Metal - Blue

Polysilicon – Red

N-type – green


P type – yellow


Contacts – black


Demarcation line - brown


Condition


- Diffusion Polysilicon overlap MOSFET is formed
- No transistor Diffusion Polysilicon should not overlap

































2 input Nand







2 input NOR gate






Elmore delay modd






Rn


C=2fF/ μ m and R= $\frac{2}{r}$ 5 k Ω / μ m



Rising delc




Vdd





Vdd


```
pMOS – G = 0 --- ON – closed
switch
nMOS – G = 0 --- OFF ---
open switch
delay = 0.69 R C = 0.69*2.5*2
= 3.45 n sec
```


C=2fF/ μ m and R=2.5 k Ω / μ m




















i/p=1 , Falling delay nMos—G=1 -ON -Closed switch pMos ---G=1, OFF -Open switch D = 0.69 R (3+12)C = 0.69* 2.5K*15*2f =


 V_{DD}




R








i/p=0 , Rising delay nMos—G=0 –OFF – open switch pMos ---G=0, ON – Closed switch D = 0.69 R (3+12)C = 0.69* 2.5K*15*2f =





R


- Sketch a 2 input NAND gate with transistor width chosen to achieve effective rise and fall resistance equal to the unit inverter.
- Compute the rising and falling propagation delay (in terms of R and C) of the NAND gate driving h identical NAND gates using the Elmore delay model.
- If $C=2fF/\mu m$ and R=2.5 k $\Omega/\mu m$ in a 180nm process what is the delay of a fanout of 3 NAND gate



| Α | В | Y | | |
|---|---|---|---------------|------------------|
| 0 | 0 | 1 | | Rising delay |
| 0 | 1 | 1 | | delay |
| 1 | 0 | 1 | | |
| 1 | 1 | 0 | \rightarrow | Falling delay |
| | | | | aelay |








Parallel resistor – R Series resistor – R/n

Rising delay = 0.69 *
(R)* (6C+4hC) =
0.69*R* C(6+4h) =
0.69*2.5k*2fF*(6+4h) =
assume h=3
= 0.69*2.5k*2fF*(6+4*3)



i/p

of r


sta

Rising delay

A = 1, B = 0

nMOS - Gate = 1 - On - Closed switch

- Consider the 2 input NOR gate of Figure .
- Assume NMOS and PMOS devices of 0.5mm/0.25mm and 0.75mm/0.25mm, respectively.
- This sizing should result in approximately equal worst-case rise and fall times (since the effective resistance of the pull-down is designed to be equal to the pull-up resistance).



| Α | В | 1 | Υ | |
|---|---|---|---|---|
| 0 | 0 | | 1 | |
| 0 | 1 | | 0 | |
| 1 | 0 | | 0 | _ |
| 1 | 1 | | 0 | |

Rising delay

Falling del


Rising delay

nMOS – gate =1 –on – closed switch

A=0 B=0


M1,M2 - Off - open switch


M3,M4 – On – Closed switch



| A | В | \ | 1 | | |
|---|---|---|----------|----------|-------|
| 0 | 0 | 1 | ĺ | Rising d | elay |
| 0 | 1 | C |) | | |
| 1 | 0 | C |) | Falling | , del |
| 1 | 1 | C | | | |

Falling delay





Vdd



