## MOHAMMED SATHAK A J COLLEGE OF ENGINEERING

Siruseri IT park, OMR, Chennai - 603103

|  |   | LESSON PL                             |                                       |  |  |  |   |
|--|---|---------------------------------------|---------------------------------------|--|--|--|---|
|  | Department of   | Electronics and C                     |                                       |  |  |  |   |
|  | he Subject COMPUTER ARCHITECTURE AND  | ORGANIZATION                          |                                       | ame of the   | R.MUTHU PAN  |  | [   |
|  | pject Code EC8552   |                                       | Ŋ                                     | /ear / Sem   | III/V  |  |   |
| I  | Acad Year 2022-2023   |                                       |                                       | Batch  | 2020-20  | )24  |   |
|  |   | Course Obje                           |                                       |  |  |  |   |
|  | he students understand the basic structure and operation  |                                       |                                       |  |  |  |   |
|  | rize with thw implementation of fixed point and floati  |                                       | perations                             |  |  |  |   |
|  | he design of data path unit and control unit for the pro-   | cesso1                                |                                       |  |  |  |   |
|  | tand the concepts of various memories and interfacing   |                                       |                                       |  |  |  |   |
| o introdu  | ice the parallel processing techniques  | C 04-                                 |                                       |  |  |  |   |
|  |   | Course Outc                           | ome                                   |  |  |  |   |
|  | ompletion of the course, the students will be   |                                       |                                       |  |  |  |   |
|  | ribe data representation, instruction formats and a oper  |                                       | nputei                                |  |  |  |   |
|  | trat the fixed point and floating point operation for AL  |                                       |                                       |  |  |  |   |
|  | uss about implementation schemes of control unit and  |                                       |                                       |  |  |  |   |
|  | ain the concept of various memories, interfacing and or   |                                       | e processor                           |  |  |  |   |
| U3.Disci   | uss paralell processing technique and unconventional a  | ircnitectures                         |                                       |  |  |  |   |
|  |   | T DI                                  |                                       |  |  |  |   |
|  |   | Lesson Plan                           | 1<br>Periods                          | M.df.Thim  | DI I (   | T 4  | 1   |
| Sl. No.  | Topic(s)  | T / R* Book                           |                                       | Mode of Teaching<br>(BB / PPT / NPTEL  | Blooms Level (<br>L6)  | co   | PO  |
|  | LIMIT I COMPLETE  |                                       |                                       | ,  | ,  |  |   |
|  | UNIT I COMPUTE  |                                       | ION AN                                |  |  | 001  | DO1   |
| 1  | Basics of a computer Evolutions and Ideas   | T1                                    | 1<br>1                                | PPT<br>BB  | L1<br>L2   | CO1  | PO1<br>PO1  |
| 2  | Technology, Performance   | T1                                    |                                       | BB   | L2<br>L2   | CO1  | PO1   |
| 3  | Power wall  | T1<br>T1                              | 1                                     | BB   | L2<br>L1   | CO1  | PO1   |
| 4  | Uniprocessors to multiprocessors  | T1                                    | 1                                     | BB   | L1<br>L2   | COI  | PO1   |
| 5  | Conditional Statements Addresing and addressing modes   | T1                                    | 1                                     | PPT  | L2<br>L2   | CO1  | PO1 &   |
| 7  | Instructions operations and Operands  | T1                                    | 1                                     | PPT  | L2<br>L2   | CO1  | PO1 &   |
| 8  | Representing instructions   | T1                                    | 1                                     | PPT  | L2   | COI  | PO1 &   |
| 9  | Logical Operations and Control Operations   | T1                                    | 1                                     | PPT  | L2<br>L2   | COI  | PO1 &   |
|  | Activity: Assignment / Case Studies / Tuorials/ Q   |                                       | 1                                     |  |  |  | 101 0   |
|  | n method : Test   | uiz / Milli Frojects /                | Mouel De                              | velopeu/others r ian   | neu ii any . Quiz  |  |   |
| vaiuatio   |   | NIT II C ARITI                        | IMETIC                                | 1  |  |  |   |
| 10   |   |                                       | INIE I IC                             |  | 1.2  | Icoa   | Inot e  |
| 10   | Fixed Point Addition  | T1                                    | l                                     | BB<br>PPT  | L2<br>L2   | CO2  | PO1 &   |
| 11   | Fixed point Subtraction   | T1                                    | 1                                     |  |  | CO2  | PO1 &   |
| 12   | Fixed point Multiplicatio   | T1                                    | 2                                     | BB   | L3   | CO2  | PO1 &   |
| 13   | Fixed Point Division  | T1                                    | 2                                     | BB<br>BB   | L3<br>L3   | CO2  | PO1 &   |
| 14   | Floating point arithmetic   | T1<br>T1                              | 1                                     | BB   | L3<br>L2   | CO2  | PO1 &   |
| 15<br>16   | High performance arithmetic   | T1                                    | 1                                     | PPT  | 1.2  | CO2  | PO1 &   |
|  | Subword paralellism  I Activity: Assignment / Case Studies / Tuorials/ Q  |                                       | Model De                              |  |  |  | 1010  |
|  | n method : Mark based   | uiz / Milli i rojects /               | MIOUEI DE                             | veloped/others i lan   | neu ii any . Assig   | шен  |   |
| vaiuatio   |   | IT III - THE PR                       | OCESSO                                | )D   |  |  |   |
|  |   |                                       | OCESS                                 |  |  |  | Ino. 1 o  |
| 15   | Introduction, Logic design conventions  |                                       | 4                                     |  | 1 1 2  | 2  |   |
| 17   |   | T                                     | 1                                     | BB   | L2   | 3  |   |
| 18   | Building a Datapath   | T                                     | 1                                     | BB   | L2   | 3  | PO1 &   |
| 18<br>19   | Building a Datapath A simple Implementation scheme  | T<br>T                                | 1                                     | BB<br>BB   | L2<br>L2   | 3  | PO1 &   |
| 18<br>19<br>20   | Building a Datapath A simple Implementation scheme An overview of Pipelining  | T<br>T<br>T                           | 1 1 1                                 | BB<br>BB<br>BB   | L2<br>L2<br>L1, L2   | 3 3  | PO1 & |
| 18<br>19<br>20<br>21   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control   | T<br>T<br>T                           | 1<br>1<br>1<br>1                      | BB<br>BB<br>BB   | L2<br>L2<br>L1, L2<br>L2   | 3 3 3 3  | PO1 &<br>PO1 &<br>PO1 &<br>PO1 &  |
| 18<br>19<br>20<br>21<br>22   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards  | T<br>T<br>T<br>T                      | 1<br>1<br>1<br>1                      | BB<br>BB<br>BB<br>BB   | L2<br>L2<br>L1, L2<br>L2<br>L4   | 3<br>3<br>3<br>3<br>3  | PO1 &<br>PO1 &<br>PO1 &<br>PO1 &<br>PO1 &   |
| 18<br>19<br>20<br>21<br>22<br>23   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling   | T<br>T<br>T<br>T<br>T                 | 1<br>1<br>1<br>1<br>1<br>1            | BB<br>BB<br>BB<br>BB<br>PPT  | L2<br>L2<br>L1, L2<br>L2<br>L4<br>L1, L2   | 3<br>3<br>3<br>3<br>3<br>3   | PO1 &<br>PO1 &<br>PO1 &<br>PO1 &<br>PO1 &<br>PO1 &  |
| 18<br>19<br>20<br>21<br>22<br>23<br>24   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards  | T<br>T<br>T<br>T<br>T<br>T            | 1<br>1<br>1<br>1<br>1<br>1<br>1       | BB BB BB BB PPT PPT  | L2<br>L2<br>L1, L2<br>L2<br>L4<br>L1, L2<br>L1   | 3<br>3<br>3<br>3<br>3<br>3<br>3  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions   | T<br>T<br>T<br>T<br>T<br>T            | 1<br>1<br>1<br>1<br>1<br>1            | BB BB BB BB PPT PPT PPT  | L2<br>L2<br>L1, L2<br>L2<br>L4<br>L1, L2<br>L1<br>L1   | 3<br>3<br>3<br>3<br>3<br>3<br>3<br>3   | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions  | T<br>T<br>T<br>T<br>T<br>T<br>T       | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>1  | BB BB BB BB PPT PPT PPT PPT  | L2<br>L2<br>L1, L2<br>L2<br>L4<br>L1, L2<br>L1<br>L1<br>L2<br>L3   | 3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Q  | T<br>T<br>T<br>T<br>T<br>T<br>T       | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>1  | BB BB BB BB PPT PPT PPT PPT  | L2<br>L2<br>L1, L2<br>L2<br>L4<br>L1, L2<br>L1<br>L1<br>L2<br>L3   | 3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Qn method: Mark based  | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 Model De        | BB BB BB BB PPT PPT PPT PPT veloped/others Plan  | L2<br>L2<br>L1, L2<br>L2<br>L4<br>L1, L2<br>L1<br>L1<br>L2<br>L3   | 3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Qn method: Mark based UNIT IV ME   | T                                     | 1 1 1 1 1 1 1 1 1 1 1 Model De        | BB BB BB BB PPT PPT PPT PPT PPT PPT NIZATIONS  | L2<br>L1, L2<br>L2<br>L4<br>L1, L2<br>L1<br>L1<br>L2<br>L3<br>ned if any : Assig   | 3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3                                     | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Qnmethod: Mark based UNIT IV ME  | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 Model De        | BB BB BB BB PPT PPT PPT PPT veloped/others Plan NIZATIONS BB   | L2<br>L2<br>L1, L2<br>L2<br>L4<br>L1, L2<br>L1<br>L2<br>L3<br>ned if any : Assig   | 3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>0,ment                      | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Qn method: Mark based UNIT IV ME Memory hierarchy Memor chip organization  | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 Model De            | BB BB BB BB PPT PPT PPT PPT veloped/others Plan NIZATIONS BB PPT   | L2<br>L2<br>L1, L2<br>L2<br>L4<br>L1, L2<br>L1<br>L2<br>L3<br>ned if any : Assig   | 3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>3<br>Coolered          | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Qn method: Mark based UNIT IV ME Memory hierarchy Memor chip organization Cache memory   | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 Model De              | BB BB BB BB PPT PPT PPT PPT veloped/others Plan NIZATIONS BB PPT BB  | L2<br>L1, L2<br>L1, L2<br>L4<br>L1, L2<br>L1<br>L2<br>L3<br>ned if any : Assig   | 3 3 3 3 3 3 3 3 3 3 3 3 3 0 3 CO3 CO3 CO3  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29<br>30   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Q n method: Mark based UNIT IV ME Memory hierarchy Memor chip organization Cache memory Virtual memory   | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 Model De                | BB BB BB BB PPT PPT PPT PPT PPT Veloped/others Plan NIZATIONS BB PPT BB PPT  | L2 L1, L2 L1, L2 L1, L2 L1, L2 L1 L1, L2 L1 L2 L3 ned if any : Assignment of the control of the  | 3 3 3 3 3 3 3 3 3 3 3 3 Comment  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29<br>30<br>31   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Qnmethod: Mark based UNIT IV ME Memory hierarchy Memor chip organization Cache memory Virtual memory Paralell bus architectures  | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 Model De                | BB BB BB BB PPT PPT PPT PPT veloped/others Plan NIZATIONS BB PPT BB PPT BB   | L2 L1, L2 L4 L1, L2 L1, L2 L1 L1, L2 L1 L2 L3 ned if any: Assig  | 3 3 3 3 3 3 3 3 3 3 3 3 3 Comment  CO3 CO3 CO3 CO3 CO3 CO3                         | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29<br>30<br>31<br>32   | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Q n method: Mark based UNIT IV ME Memory hierarchy Memor chip organization Cache memory Virtual memory Paralell bus architectures Internal Communication methodlogies  | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 Model De                | BB BB BB BB BB PPT PPT PPT PPT veloped/others Plan NIZATIONS BB PPT BB PPT BB PPT BB   | L2 L1, L2 L2 L4 L1, L2 L1 L2 L3 ned if any: Assig  | 3 3 3 3 3 3 3 3 3 3 3 3 4 ment  CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO             | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33                                     | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Qnmethod: Mark based UNIT IV ME Memory hierarchy Memor chip organization Cache memory Virtual memory Paralell bus architectures Internal Communication methodlogies Serial bus architectures   | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 Model De                | BB BB BB BB BB PPT PPT PPT veloped/others Plan NIZATIONS BB PPT BB PPT BB PPT PPT PPT PPT PPT PP   | L2 L1, L2 L2 L4 L1, L2 L1 L2 L3 L3 ned if any: Assig   | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 comment  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34                               | Building a Datapath  A simple Implementation scheme  An overview of Pipelining  Pipelined Datapath and Control  Data Hazards  Forwarding versus stalling  Contro Hazards  Exceptions  Paralellism via instructions  I Activity: Assignment / Case Studies / Tuorials/ Q  n method: Mark based  UNIT IV ME  Memory hierarchy  Memor chip organization  Cache memory  Virtual memory  Paralell bus architectures  Internal Communication methodlogies  Serial bus architectures  Mass storage   | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | BB BB BB BB BB PPT PPT PPT Veloped/others Plan NIZATIONS BB PPT BB PPT BB PPT PPT PPT PPT PPT  | L2 L1, L2 L1, L2 L1, L2 L1, L2 L1, L2 L1 L2 L3 L3 ned if any: Assignment of the control of the c | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 comment  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35                            | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Q n method: Mark based UNIT IV ME Memory hierarchy Memor chip organization Cache memory Virtual memory Paralell bus architectures Internal Communication methodlogies Serial bus architectures Mass storage Input Output devices   | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | BB BB BB BB BB BB PPT PPT PPT Veloped/others Plan NIZATIONS BB PPT BB PPT BB PPT BB PPT BB PPT BBB PPT BBB   | L2 L1, L2 L1, L2 L1, L2 L1, L2 L1 L1 L2 L3 L4 L1, L2 L1 L2 L3 L2   | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 comment  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35<br>uggested             | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Q n method: Mark based UNIT IV ME Memory hierarchy Memor chip organization Cache memory Virtual memory Paralell bus architectures Internal Communication methodlogies Serial bus architectures Mass storage Input Output devices I Activity: Assignment / Case Studies / Tuorials/ Q   | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | BB BB BB BB BB BB PPT PPT PPT Veloped/others Plan NIZATIONS BB PPT BB PPT BB PPT BB PPT BB PPT BBB PPT BBB   | L2 L1, L2 L1, L2 L1, L2 L1, L2 L1 L1 L2 L3 L4 L1, L2 L1 L2 L3 L2   | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 comment  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35<br>uggested             | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Q n method : Mark based  UNIT IV ME Memory hierarchy Memor chip organization Cache memory Virtual memory Paralell bus architectures Internal Communication methodlogies Serial bus architectures Mass storage Input Output devices I Activity: Assignment / Case Studies / Tuorials/ Q n method : Marks based on their presentation and  | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | BB BB BB BB BB PPT PPT PPT PPT veloped/others Plan NIZATIONS BB PPT PPT | L2 L1, L2 L1, L2 L1, L2 L1, L2 L1 L1 L2 L3 L4 L1, L2 L1 L2 L3 L2   | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 comment  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35<br>uggested valuatio       | Building a Datapath A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Q n method : Mark based  UNIT IV ME Memory hierarchy Memor chip organization Cache memory Virtual memory Paralell bus architectures Internal Communication methodlogies Serial bus architectures Mass storage Input Output devices I Activity: Assignment / Case Studies / Tuorials/ Q n method : Marks based on their presentation and UNIT V ADVA  | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | BB BB BB BB BB BB PPT PPT PPT PPT veloped/others Plan NIZATIONS BB PPT BB PPT BB PPT BB PPT BB PPT BB CHITECTURE                                     | L2   L2   L4   L1, L2   L2   L3   L4   L1, L2   L3   L3   L5   L2   L2   L2   L2   L2   L2   L2  | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 4 mment  CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO      | PO1 8<br>PO1 8   |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35<br>uggested valuatio       | Building a Datapath  A simple Implementation scheme  An overview of Pipelining  Pipelined Datapath and Control  Data Hazards  Forwarding versus stalling  Contro Hazards  Exceptions  Paralellism via instructions  I Activity: Assignment / Case Studies / Tuorials/ Q n method: Mark based  UNIT IV ME  Memory hierarchy  Memor chip organization  Cache memory  Virtual memory  Paralell bus architectures  Internal Communication methodlogies  Serial bus architectures  Input Output devices  I Activity: Assignment / Case Studies / Tuorials/ Q n method: Marks based on their presentation and UNIT V ADVAI  Paralell processing archirectures and challenges  | T T T T T T T T T T T T T T T T T T T | 1                                     | BB BB BB BB BB BB BB PPT PPT PPT PPT veloped/others Plan NIZATIONS BB PPT BB PPT BB PPT PPT BB PPT BB PPT PPT  | L2   L2   L4   L1, L2   L1, L2   L1, L2   L2   L3   L2   L2   L2   L2   L2   | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 Comment  CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35<br>uggested<br>valuatio | Building a Datapath  A simple Implementation scheme An overview of Pipelining Pipelined Datapath and Control Data Hazards Forwarding versus stalling Contro Hazards Exceptions Paralellism via instructions I Activity: Assignment / Case Studies / Tuorials/ Qn method: Mark based  UNIT IV ME  Memory hierarchy Memor chip organization Cache memory Virtual memory Paralell bus architectures Internal Communication methodlogies Serial bus architectures Internal Communication methodlogies Serial bus architectures I Activity: Assignment / Case Studies / Tuorials/ Qn method: Marks based on their presentation and UNIT V ADVA! Paralell processing archirectures and challenges Hardware multithreading   | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | BB BB BB BB BB PPT PPT PPT PPT PPT Veloped/others Plan NIZATIONS BB PPT BB PPT BB PPT PPT BB PPT PPT PPT   | L2   L2   L2   L1, L2   L2   L3   L3   L4   L5   L5   L5   L5   L5   L5   L5   | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3  | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested<br>valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35<br>uggested<br>valuatio | Building a Datapath  A simple Implementation scheme  An overview of Pipelining  Pipelined Datapath and Control  Data Hazards  Forwarding versus stalling  Contro Hazards  Exceptions  Paralellism via instructions  Activity: Assignment / Case Studies / Tuorials/ Q n method: Mark based  UNIT IV ME  Memory hierarchy  Memor chip organization  Cache memory  Virtual memory  Paralell bus architectures  Internal Communication methodlogies  Serial bus architectures  Mass storage  Input Output devices  Activity: Assignment / Case Studies / Tuorials/ Q n method: Marks based on their presentation and  UNIT V ADVA!  Paralell processing archirectures and challenges  Hardware multithreading  Multicore and shared memory multiprocessors                               | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | BB BB BB BB BB BB BB PPT PPT PPT PPT PPT   | L2   L2   L4   L1, L2   L1   L2   L2   L2   L2   L2   L2   | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 anment  CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35<br>uggested valuatio       | Building a Datapath  A simple Implementation scheme  An overview of Pipelining  Pipelined Datapath and Control  Data Hazards  Forwarding versus stalling  Contro Hazards  Exceptions  Paralellism via instructions  Activity: Assignment / Case Studies / Tuorials/ Qnnethod: Mark based  UNIT IV ME  Memory hierarchy  Memory hierarchy  Memory organization  Cache memory  Virtual memory  Paralell bus architectures  Internal Communication methodlogies  Serial bus architectures  Mass storage  Input Output devices  Activity: Assignment / Case Studies / Tuorials/ Qnnethod: Marks based on their presentation and UNIT V ADVA!  Paralell processing archirectures and challenges  Hardware multithreading  Multicore and shared memory multiprocessors  Introduction to GPU | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | BB BB BB BB BB BB BB PPT PPT PPT PPT PPT   | L2   L2   L1, L2   L1, L2   L1, L2   L3   L4   L5, L2   L2   L2   L2   L2   L2   L2   L2   | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 4 mment  CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO    | PO1 & |
| 18<br>19<br>20<br>21<br>22<br>23<br>24<br>25<br>26<br>uggested valuatio<br>27<br>28<br>29<br>30<br>31<br>32<br>33<br>34<br>35<br>uggested valuatio       | Building a Datapath  A simple Implementation scheme  An overview of Pipelining  Pipelined Datapath and Control  Data Hazards  Forwarding versus stalling  Contro Hazards  Exceptions  Paralellism via instructions  Activity: Assignment / Case Studies / Tuorials/ Q n method: Mark based  UNIT IV ME  Memory hierarchy  Memor chip organization  Cache memory  Virtual memory  Paralell bus architectures  Internal Communication methodlogies  Serial bus architectures  Mass storage  Input Output devices  Activity: Assignment / Case Studies / Tuorials/ Q n method: Marks based on their presentation and  UNIT V ADVA!  Paralell processing archirectures and challenges  Hardware multithreading  Multicore and shared memory multiprocessors                               | T T T T T T T T T T T T T T T T T T T | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | BB BB BB BB BB BB BB PPT PPT PPT PPT PPT   | L2   L2   L4   L1, L2   L1   L2   L2   L2   L2   L2   L2   | 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 anment  CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO3 CO | PO1 & |

| 1               | 1.Hardwired programmed control   |                                      |             |            |                           |               |                   |            |                       |           |             |             |   |               |
|-----------------|--|--------------------------------------|-------------|------------|---------------------------|---------------|-------------------|------------|-----------------------|-----------|-------------|-------------|---|---------------|
| 2               | 2.Micro programmed control   |                                      |             |            |                           |               |                   |            |                       |           |             |             |   |               |
|                 | 1  |                                      |             |            |                           | Т             | ext Book          | s          |                       |           |             |             |   |               |
| 1               | David A.   | Patterson                            | and John    | L. Hennes  | sey, "Comp                | outer orga    | nization a        | nd design  | , Morgan              | auffman / | lsevier, Fi | fth edition | , 2014.                                 |               |
| 1               |  |                                      |             |            |                           |               |                   |            |                       |           |             |             |   |               |
| 2               | Carl Hamacher, Zvonko Vranesic, Safwat Zaky and Naraig Manjikian, Computer Organization and Embedded Systems, Sixth Edition, Tata McGraw Hill, 2012. |                                      |             |            |                           |               |                   |            |                       |           |             |             |   |               |
|                 | Organiza   | tion and E                           | треааеа     | Systems, S | Sixth Editio              |               |                   |            |                       |           |             |             |   |               |
| 1               | Reference Books  William Stallings "Computer Organization and Architecture", Seventh Edition, Pearson Education, 2006.                               |                                      |             |            |                           |               |                   |            |                       |           |             |             |   |               |
| 2               |  |                                      |             |            | Computer S                |               |                   |            |                       |           |             | 005         |   |               |
| 4               |  |                                      |             |            | e and Orga                | •             |                   |            |                       |           |             |             | raw Hill                                | New           |
| 4               | Sovindar   |                                      | inputer 71  | Temteetui  |                           |               | URL Re            |            | и гъррпен             | , 1115    | , cuition,  | 1 444 19100 | 141111111111111111111111111111111111111 |               |
| 1               |  | tel.ac.in/                           |             |            |                           |               |                   |            |                       |           |             |             |   |               |
| 3               | https://   | www.gee                              | ksforgeek   | s.org/con  | nputer-orga               |               |                   |            | <u>utorials</u>       |           |             |             |   |               |
|                 | T 11/2   | 1) 5                                 |             |            | · ·                       |               | ooms Lev          |            | <i>(T.A)</i> :        |           |             | 1           |   | ln .          |
|                 | Level 1 ( I  | ,                                    |             | -          | Lower                     | Fixed         |                   |            | (L4): A               |           |             |             | Higher<br>Order                         | Projects Mini |
|                 | Level 2 (L   | 2) : Unae<br>5 (L3) : A <sub>l</sub> | ,           | g          | Order<br>Thinking         | Hour<br>Exams |                   |            | (L5) : Ev<br>(L6) : C | aluating  |             |             | Thinking                                |               |
|                 | Level 3  |                                      |             | lahue w    | ith Bloor                 |               | nomy I            |            |                       | reating   |             |             | Tilliking                               | Trojects      |
| IIn             | it No  | Мар                                  |             | Name       | Itii Diooi                | L1            | L2                | L3         | L4                    | L5        | L6          | LOT         | НОТ                                     | Total         |
|                 | nit 1  | COMPUT                               |             |            | ONS AND                   | 2             | 7                 | 0          | 0                     | 0         | 0           | 9           | 0                                       | 9             |
|                 | nit 2  | ARITHM                               |             |            | 0.1011112                 | 0             | 4                 | 5          | 0                     | 0         | 0           | 9           | 0                                       | 9             |
| U               | nit 3  | THE PRO                              | OCESSOR     | ł          |                           | 0             | 9                 | 0          | 0                     | 0         | 0           | 9           | 0                                       | 9             |
|                 | nit 4  |                                      |             |            | NIZATION                  | 0             | 9                 | 0          | 0                     | 0         | 0           | 9           | 0                                       | 9             |
| U               | nit 5  |                                      | CED COM     | PUTER      |                           | 0             | 7                 | 1          | 1                     | 0         | 0           | 8           | 1                                       | 9             |
|                 |  |                                      | otal        |            |                           | 2             | 36                | 6          | 1                     | 0         | 0           | 44          | 1                                       | 45            |
|                 |  | Total Pe                             | ercentag    | ge         |                           | 4.44<br>CO    | 80.00<br>PO Mappi | 13.33      | 2.22                  | 0.00      | 0.00        | 97.78       | 2.22                                    | 100           |
|                 | PO1  | PO2                                  | PO3         | PO4        | PO5                       | PO6           | PO7               | PO8        | PO9                   | PO10      | PO11        | PO12        | PSO1                                    | PSO2          |
| CO1             | 3  | 2                                    | 2           | 0          | 0                         | 0             | 0                 | 0          | 0                     | 0         | 0           | 0           | 3                                       | 2             |
| CO2             | 3  | 2                                    | 2           | 0          | 0                         | 0             | 0                 | 0          | 0                     | 0         | 0           | 0           | 3                                       | 2             |
| CO <sub>3</sub> | 3  | 2                                    | 2           | 0          | 0                         | 0             | 0                 | 0          | 0                     | 0         | 0           | 0           | 3                                       | 2             |
| CO5             | 3  | 2                                    | 2           | 0          | 0                         | 0             | 0                 | 0          | 0                     | 0         | 0           | 0           | 3                                       | 2             |
| Avg             | 3  | 2                                    | 2           | 0          | 0                         | 0             | 0                 | 0          | 0                     | 0         | 0           | 0           | 3                                       | 2             |
| CC1             | ln "   | 1.4                                  |             |            |                           |               | for CO-P          |            |                       |           |             |             |   |               |
| CO1             |  |                                      |             |            | ormats and a operation fo |               |                   | ı computei |                       |           |             |             |   |               |
| CO3             |  |                                      |             |            | control unit              |               |                   | nance      |                       |           |             |             |   |               |
| CO4             |  |                                      |             |            | interfacing a             |               |                   |            | cessor                |           |             |             |   |               |
| CO5             | Discuss pa   | aralell proc                         | essing tech | nnique and | unconvention              |               | ectures           |            |                       |           |             |             |   |               |
|                 | 3  |                                      | High level  | l          | 2                         |               | M                 | oderate le | vel                   |           | 1           | l           | Low level                               |               |
|                 | Cian - CT  | o ovelter - Tor. 1                   | hanas : P   | MITTIII    | DANDEEC                   | WADI          |                   |            |                       |           |             |             |   |               |
|                 | z Sign of F  |                                      |             | MUTHU      | PANDEES                   | WAKI          |                   |            |                       |           |             |             |   |               |
|                 | Cian of a  |                                      |             |            |                           |               |                   |            |                       |           |             |             |   |               |
| lame &          | Sign of Sign of Sign   | <i>y</i> 1                           | pert :      |            |                           |               |                   |            |                       |           |             |             |   |               |